

21--- DESCRIPTION :

22--- THIS MODULE IMPLEMENTS A DATA STORE FOR ADC DATA. THE DATA IS STORED ON A

23--- 16 DEEP x 24 BIT WIDE DUAL PORT RAM. ADC DATA IS WRITTEN SIMULTANIOUSLY

24--- THROUGH BOTH PORTS TO TWO CONSECUTIVE LOCATIONS. THE EVEN RAM LOCATIONS

25--- CONTAIN THE EVEN CHANNEL DATA AND THE ODD .... INCOMING DATA IS SUMMED

26--- TO EXISTING DATA IN RAM (FROM A PREVIOUS CONVERSION CYCLE) WHEN SUM\_ENABLE

27--- IS TRUE. ONCE ACQUISITION IS COMPLETE, DATA MAY BE READ DIRECTLY FROM THE

28--- RAM STORE BY THE PAN IN A NORMAL READ CYCLE. DATA IS TRUNCATED ACCORDING TO

29--- THE NUMBER OF SUMMED VALUES AND OUTPUT AS 16 BIT DATA. IN ADDITION, THE

30--- PIPELINE WRITE FSM CAN READ THE DATA OUT AND TRANSMIT THESE DATA TO THE PAN

31--- AUTOMATICALLY. THIS TYPE OF READ IS PERFORMED THROUGH INDIRECTION TO ENABLE

32--- CHANNEL SELECTION TO BE IMPLEMENTED. THE INDIRECTION IS VIA A SMALL RAM STORE

33--- THAT IS FILLED WITH CHANNEL POINTERS BEFORE ACQUISTION STARTS. THIS RAM ACTS

34--- AS A LOOKUP TABLE AND SORTS THE CHANNELS ACCORDING TO THE ORDER IN THE ADDR RAM.

35-----

36--- IMPLEMENTATION NOTES :


37--- BLOGGER BIT IS USED WHEN THE 'ChanCount' HAS A VALUE OF 1. THIS ALLOWS SINGLE

38--- CHANNEL ACQUISITION BY MULTIPLEXING THE SHADOW RAMS (RamStore3 & 4) BETWEEN

39--- TWO ACQUISITION CYCLES. THE PIPELINE WRITE FUNCTION THEN TRIGGERS EVERY TWO

40--- ACQUISITION CYCLES TO SEND THE DATA TO THE PAN.

## adc\_memory\_module\_v37




```


SYSCLK      : in  std_logic;
ADDRESS     : in  std_logic_vector(3 downto 0);
DATA_CS     : in  std_logic;
ADDR_CS     : in  std_logic;
ADDR_WRT    : in  std_logic;
ADDR_DATA_IN : in  std_logic_vector(3 downto 0);
ADDR_DATA_OUT : out std_logic_vector(3 downto 0);
ADDR_RESET  : in  std_logic;
WRT_ENABLE  : in  std_logic;
INC_ENABLE  : in  std_logic;
BLOGGER_BIT : in  std_logic;
DATA_SELECT : in  std_logic_vector(1 downto 0);
DATA_EVEN   : in  std_logic_vector(17 downto 0);
DATA_ODD    : in  std_logic_vector(17 downto 0);
DATA_OUT    : out std_logic_vector(35 downto 0);
COUNT_OUT  : out std_logic_vector(3 downto 0);

```


LocSumWrtPipeDly : process(SYSCLK)




LocRamAddr : process (SYSCLK)




DataRamWrite1 : process (SYSCLK)



DataRamWrite2 : process (SYSCLK)



PtrRamWrite : process (SYSCLK)



DataCntReg : process(SYSCLK)

